CPU feature flags: Difference between revisions
Added missing definitions |
Added AVX and AVX512, added codenames |
||
| (One intermediate revision by the same user not shown) | |||
| Line 14: | Line 14: | ||
| APIC | | APIC | ||
| Advanced Programmable Interrupt Controller. | | Advanced Programmable Interrupt Controller. | ||
|- | |||
| AVX | |||
| Advanced Vector Extensions (''Gesher New Instructions''/''Sandy Bridge New Instructions'') - vector instructions based on 256-bit registers. | |||
|- | |||
| AVX2 | |||
| Advanced Vector Extensions 2 (''Haswell New Instructions'') - vector instructions based on 256-bit registers. | |||
|- | |||
| AVX512 | |||
| Advanced Vector Extensions 512 - vector instructions based on 512-bit registers. | |||
|- | |- | ||
| CLFSH/CLFlush | | CLFSH/CLFlush | ||
| Line 211: | Line 220: | ||
| VPID | | VPID | ||
| Virtual Processor ID (for virtualization). | | Virtual Processor ID (for virtualization). | ||
|- | |||
| x2APIC | |||
| New APIC controller introduced with the Nehalam architecture | |||
|- | |- | ||
| XTPR | | XTPR | ||
| TPR register chipset update control messenger. Part of the APIC code | | TPR register chipset update control messenger. Part of the APIC code | ||
|} | |} | ||